Research Group Efficient Embedded Systems Hochschule Augsburg
University of Applied Sciences
HS Augsburg / Dept. of Computer Science / Research Group EES german
Home
Team
Job vacancies
Open
degree theses
Lab
Research
ParaNut
ASTERICS
ChASA
Triokulus
e4rat
HiCoVec
Teaching
Efficient Computer
and System Arch.
Hardware Systems
Development of
Digital Systems 2
Publications
Archive
Seminar WS19/20
Seminar WS15/16
Seminar WS14/15
Seminar WS13/14
Imprint

HiCoVec - A Configurable Vectorprocessor as Open-Source hardware

The HiCoVec in Action The HiCoVec-Processor is a a configurable Mediaprocessor, which may be implemented using programmable hardware (FPGAs). It was designed and developed in our Computer Engineering Lab and is available as Open-Source hardware.

The adjacent picture shows the HiCoVec in action: SCOTCH-RACE, a simple car racing game, runs on a HiCoVec with 16 vector slices (with 32 bit each, thus a total of 512 bit), implemented in a Spartan-3A-FPGA.

Download Snapshot of the project of March 2010 (ca. 9 MB)
Further Information Project flyer (as of march 2008)
Project website at OPENCORES.ORG
28.7.2022 - Michael Schäferling